

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/537,994	06/09/2005	Keiichi Murakami	2005-0873A	1367
513	7590 05/15/	2006	EXAMINER	
	OTH, LIND & PO	COLEMAN,	COLEMAN, WILLIAM D	
2033 K STF SUITE 800			ART UNIT	PAPER NUMBER
	TON, DC 20006-1	0006-1021		
			DATE MAILED: 05/15/200	16

Please find below and/or attached an Office communication concerning this application or proceeding.


y 1 1			8
	Application No.	Applicant(s)	
	10/537,994	MURAKAMI, KEIICHI	
Office Action Summary	Examiner	Art Unit	
	W. David Coleman	2823	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet v	vith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REI WHICHEVER IS LONGER, FROM THE MAILING  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory peri  - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	B DATE OF THIS COMMUN 1.136(a). In no event, however, may a iod will apply and will expire SIX (6) MC atute, cause the application to become A	ICATION. reply be timely filed  NTHS from the mailing date of this communication BANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 05 2a) This action is FINAL. 2b) T 3) Since this application is in condition for allow closed in accordance with the practice under	his action is non-final. wance except for formal ma	•	6
Disposition of Claims			
4) ☐ Claim(s) 1-17 is/are pending in the application 4a) Of the above claim(s) is/are without 5) ☐ Claim(s) 11-15 and 17 is/are allowed. 6) ☐ Claim(s) 1-10 and 16 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and application Papers	drawn from consideration.		
9)☐ The specification is objected to by the Exam	iner.		
10) The drawing(s) filed on is/are: a) a	accepted or b) Objected to	by the Examiner.	
Applicant may not request that any objection to t			.0.
Replacement drawing sheet(s) including the cord 11) The oath or declaration is objected to by the	·		a).
Priority under 35 U.S.C. § 119			
12) △ Acknowledgment is made of a claim for fore  a) △ All b) ☐ Some * c) ☐ None of:  1. ☐ Certified copies of the priority documents.  2. ☐ Certified copies of the priority documents.  3. ☒ Copies of the certified copies of the priority documents.  * See the attached detailed Office action for a	ents have been received. ents have been received in priority documents have bee reau (PCT Rule 17.2(a)).	Application No n received in this National Stage	
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date 12/05-09/05.	Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152) 	

Art Unit: 2823

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-10 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Katsurayama, Japanese Patent Abstract 10-242621 in view of Nakamura et al., U.S. Patent 6,739,040 B1.
- 3. Katsurayama discloses a semiconductor process substantially as claimed. See Drawings 2 and 10(f) where Katsurayama teaches the following limitations.



Art Unit: 2823

4. Pertaining to claim 1, Katsurayama discloses a method for manufacturing a flat printed

Page 3

wiring board in which spaces between circuit patterns are filled with a resin, said method

comprising the following steps:

laminating via a mold release film (see paragraph 0026) a plurality of sets of laminated bodies

formed by superposing a semi-cured resin sheet on a printed wiring board with said circuit

patterns formed thereon;

placing the laminated plural sets of said laminated bodies interposed between a pair of smoothing

plates; and

curing said resin and then

polishing said cured resin covering said circuit patterns, thereby exposing said circuit patterns

(see paragraph 0045). However, Katsurayama fails to teach collectively pressing said laminated

bodies in a reduced pressure atmosphere. Nakamura teaches fabricating a multilayered printed

wiring board by collectively pressing said laminated bodies in a reduced pressure atmosphere. In

view of Nakamura, it would have been obvious to one of ordinary skill in the art to incorporate

pressing laminated bodies in a reduced pressure atmosphere because the resin composition layer

side thereof by pressurizing and heating under a vacuum condition (column 4, lines 53-55).

Pertaining to claim 2, Katsurayama teaches the method for manufacturing the flat wiring 5.

board according to claim 1, wherein said circuit patterns are formed on both sides of said printed

wiring board (see drawing 10(a)-10(f).

Application/Control Number: 10/537,994 Page 4

Art Unit: 2823

6. Pertaining to claim 3, <u>Katsurayama</u> teaches the method for manufacturing the flat wiring board according to claim 2, including a further step of superposing metallic foil with a roughened surface facing said resin layer onto said resin layer.

- 7. Pertaining to claim 4, <u>Katsurayama</u> teaches the method for manufacturing the flat wiring ward according to claim 3, wherein said metallic foil is formed with a different kind of metal than the kind of metal used to form said circuit pattern.
- 8. Pertaining to claim 5, <u>Katsurayama</u> teaches the method for manufacturing the flat printed wiring board according to claim 4, wherein said metallic foil is nickel (because Katsurayama teaches the use of nickel, it is well known that nickel and copper are used in printed circuit boards, this is merely nothing more than the substitution of parts).
- 9. Pertaining to claim 6, <u>Katsurayama</u> teaches the method for manufacturing the flat printed wiring board according to claim 3 wherein the step of polishing comprises the steps of: ceramic buff polishing to remove resin layers from the circuit pattern; and finish polishing to reduce the average roughness of the surface of the flat printed wiring board (see paragraph 0045 of Katsurayama and column 6, lines 22-23 of Nakamura).
- 10. Pertaining to claim 7, the combined teachings discloses the method for manufacturing the flat printed wiring board according to claim 1 wherein said circuit patterns are formed by an additive method.

Art Unit: 2823

Page 5

11. Pertaining to claim 8, <u>Katsurayama</u> teaches a method for manufacturing a flat printed wiring board in which spaces between circuit patterns are filled with a resin, said method comprising the following steps:

superposing a semi-cured resin sheet on said circuit pattern printed on a printed wiring board to form a board assembly;

stacking a predetermined number of said board assemblies with a mold release film interposed between every adjacent said board assembly to create a stack of board assemblies; superposing a first smoothing plate on a first surface of said stack of board assemblies via a first mold release film;

superposing a second smoothing plate on a second surface of said stack of board assemblies via a second mold release film;

heating said stack of board assemblies so as to cure the semi-cured resin sheets; polishing each board assembly so as to expose each corresponding said circuit pattern. However, Katsurayama fails to teach pressing said first and second smoothing plates and said stack of board assemblies in a reduced atmosphere environment. Nakamura teaches fabricating a multilayered printed wiring board by collectively pressing said laminated bodies in a reduced pressure atmosphere. In view of Nakamura, it would have been obvious to one of ordinary skill in the art to incorporate pressing laminated bodies in a reduced pressure atmosphere because the resin composition layer side thereof by pressurizing and heating under a vacuum condition (column 4, lines 53-55).

Art Unit: 2823

12. Pertaining to claim 9, <u>Katsurayama</u> in view of <u>Nakamura</u> teaches the method for manufacturing the flat printed wiring board according to claim 8, wherein said printed wiring board of said board assembly comprises a first board surface and a second board surface, and wherein said circuit pattern is printed on said first board surface, and wherein a second circuit pattern is printed on said second board surface, and wherein a second semi-cured resin sheet is superposed on said second circuit pattern, and wherein each board assembly is further polished to expose each corresponding second circuit pattern.

Page 6

- 13. Pertaining to claim 10, <u>Katsurayama</u> in view of <u>Nakamura</u> teaches the method for manufacturing the flat printed wiring board of claim 9 further comprising the steps of: superposing a metallic foil with a roughened surface onto said semi-cured resin sheet wherein the roughened surface contacts said semi-cured resin sheet, and superposing a second metallic foil with a second roughened surface onto said second semi-cured resin sheet wherein the second roughened surface contacts said second semi-cured resin sheet.
- 14. Pertaining to claim 16, <u>Katsurayama</u> in view of <u>Nakamura</u> teaches the method for manufacturing the flat printed wiring board according to claim 1, including a further step of superposing a metallic foil with a roughened surface facing said resin layer onto said resin layer (please see column 6, lines 16-23 of Nakamura).

Application/Control Number: 10/537,994 Page 7

Art Unit: 2823

## Allowable Subject Matter

15. Claims 11-15 and 17 allowed.

16. The following is an examiner's statement of reasons for allowance: the prior art does not

anticipate nor render obviousness as to removing the corresponding metallic foils after semi-

curing the wiring board.

17. Any comments considered necessary by applicant must be submitted no later than the

payment of the issue fee and, to avoid processing delays, should preferably accompany the issue

fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for

Allowance."

#### Conclusion

18. Any inquiry concerning this communication or earlier communications from the examiner should be directed to W. David Coleman whose telephone number is 571-272-1856.

The examiner can normally be reached on Monday-Friday 9:00 AM - 5:30 PM.

19. If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matt Smith can be reached on 571-272-1907. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2823

20.

. 11 1/ 0000

Page 8

Application Information Retrieval (PAIR) system. Status information for published applications

Information regarding the status of an application may be obtained from the Patent

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

W. David Coleman Primary Examiner Art Unit 2823

**WDC**